电子与信息学报
   
  
   Home  |  About Journal  |  Ethics Statement  |  Editorial Board  |  Instruction  |  Subscriptions  |  Contacts Us  |  Message  |  Chinese
电子与信息学报
OFFICE ONLINE
　·Author Center
　·Peer Review
　·Editor Work
　·Office Work
　·Editor-in-chief
 
JOURNAL
　·Forthcoming Articles
　·Current Issue
　·Next Issue
　·Archive
　·Advanced Search
　·Archive By Volume
　·Archive By Subject
　·Email Alert
　·
 
Hot Paper
　·Top Cited
　·TOP Read Articles
　·TOP Download Articles
 
Other articles related with "TN47":
2520 ZHANG Zhang, ZHOU Yucheng, LIU Juncheng, CHENG Xin, XIE Guangjun
  A Novel Low Power Consumption Soft Error-tolerant Latch
    JEIT   2017 Vol.39 (10): 2520-2525 [Abstract] (106) [HTML 1 KB] [PDF 236 KB] (394)
1458 LI Bing, TU Yunjing, CHEN Shuai, JI Jianhua
  Efficient Design of Truly Random Seed Generator Based on SRAM Physical Unclonable Functions
    JEIT   2017 Vol.39 (6): 1458-1463 [Abstract] (117) [HTML 1 KB] [PDF 722 KB] (578)
2410 CHEN Jienan, FEI Chao, YUAN Jiansheng, ZENG Weiqi, LU Hao, HU Jianhao
  An Ultra-high-speed Fully-parallel Fast Fourier Transform Design
    JEIT   2016 Vol.38 (9): 2410-2414 [Abstract] (235) [HTML 1 KB] [PDF 923 KB] (821)
2536 Kong Feng, Han Guo-Dong, Shen Jian-Liang, Jian Gang
  A Novel Mesh-based Hierarchical Topology for Network-on-Chip
    JEIT   2014 Vol.36 (10): 2536-2540 [Abstract] (1184) [HTML 1 KB] [PDF 345 KB] (1445)
2283 Zhang Chao, Zhu Hong-Wei
  Flip-flops Matching for Sequential Equivalence Checking
    JEIT   2014 Vol.36 (9): 2283-2286 [Abstract] (826) [HTML 1 KB] [PDF 208 KB] (693)
2010 Shu Yi, Cai Gang, Yang Hai-Gang
  A Mixed Method of Leakage Optimization for Gate-level Netlist
    JEIT   2014 Vol.36 (8): 2010-2015 [Abstract] (1364) [HTML 1 KB] [PDF 276 KB] (778)
2784 Wang Yi, Yang Hai-Gang, Yu Le, Sun Jia-Bin
  Leakage Current Optimization for FPGA Switch Matrixes Based on Routing Architecture
    JEIT   2013 Vol.35 (11): 2784-2789 [Abstract] (1389) [HTML 1 KB] [PDF 282 KB] (790)
1001 Chen Chen, Chen Zhi-Jian, Meng Jian-Yi, Yan Xiao-Lang
  Branch Prediction Based on Dynamic Polarity Transformation
    JEIT   2013 Vol.35 (4): 1001-1006 [Abstract] (1199) [HTML 1 KB] [PDF 302 KB] (1124)
1332 Yu Qing-Dong, Zhou Li, Chen Jie
  Hardware-efficient Motion Compensation Architecture for Multi-standard Video Decoder
    JEIT   2011 Vol.33 (6): 1332-1338 [Abstract] (2307) [HTML 1 KB] [PDF 473 KB] (846)
717 Chen Yun-Bi, Guo Li, Li Zheng-Dong, Chi Ling-Hong
  An Efficient Parallel Architecture for One-bit Transform Based Motion Estimation
    JEIT   2011 Vol.33 (3): 717-722 [Abstract] (2369) [HTML 1 KB] [PDF 360 KB] (841)
448 Wang Yi-Mu, Pan Bin, Yan Xiao-Lang
  An Improved Color-based Particle Filter and Its Full Hardware Implementation
    JEIT   2011 Vol.33 (2): 448-454 [Abstract] (2943) [HTML 1 KB] [PDF 615 KB] (2022)
714 Yang Hai-gang①; Sun Jia-bin①②; Wang Wei③
  An Overview to FPGA Device Design Technologies
    JEIT   2010 Vol.32 (3): 714-727 [Abstract] (3728) [HTML 1 KB] [PDF 538 KB] (3248)
2980 Xue Ji-ying①; Sun Nan②; Zhang Wei③; Zhang Wen-jun①; Yu Zhi-ping①
  A Novel Algorithm for Circuit Partitioning at Transistor Level
    JEIT   2009 Vol.31 (12): 2980-2983 [Abstract] (2242) [HTML 1 KB] [PDF 247 KB] (958)
1980 Hu Zhi-hua①②; Xu Jie②
  State Space Models of RLGC Interconnect with Super High Order in Time Domain and Its Research
    JEIT   2009 Vol.31 (8): 1980-1984 [Abstract] (2656) [HTML 1 KB] [PDF 276 KB] (1648)
1205 Li De-xian; Peng Jian-ying; Yan Xiao-lang
  An Optimized Bus Scheduling Scheme Based on Specific Application
    JEIT   2009 Vol.31 (5): 1205-1209 [Abstract] (2327) [HTML 1 KB] [PDF 249 KB] (770)
1210 Wang Qian①②; Lü Dong-qiang③; Li Jing②; Ge Bao-shan①
  ew Construction for 9/7 Wavelet Basis and Fast Implementation
    JEIT   2009 Vol.31 (5): 1210-1213 [Abstract] (2782) [HTML 1 KB] [PDF 240 KB] (1077)
2012 Li Jian; Qiao Fei; Luo Rong; Yang Hua-zhong
  A SRAM-less Deblocking Filter in H.264/AVC
    JEIT   2008 Vol.30 (8): 2012-2016 [Abstract] (2595) [HTML 1 KB] [PDF 251 KB] (982)
2017 Quan Yuan-yuan①; Wang Pei②; He Hong-lu①; Yuan Xiao-bing①; Zhu Ming-hua①
  VLSI Design of the Low-Power Rake Receiver for Wireless Sensor Networks
    JEIT   2008 Vol.30 (8): 2017-2020 [Abstract] (2600) [HTML 1 KB] [PDF 246 KB] (1020)
2762 Hu Yun; Wang Ling-li; Tang Pu-shan; Tong Jia-rong
  A Circuit Partition Algorithm Basing on Probability Gain
    JEIT   2007 Vol.29 (11): 2762-2766 [Abstract] (2032) [HTML 1 KB] [PDF 283 KB] (1178)
1009 Lv Meng , Fu Yu-Zhuo
  A Novel Arithmetic of Circuits Partition Used in Parallel Digital Simulation
    JEIT   2007 Vol.29 (4): 1009-1012 [Abstract] (2487) [HTML 1 KB] [PDF 275 KB] (855)
223 Gu Ming; Yang Jun
  Optimization of SRAM Memory Cell Based on Physical Alpha-Power Law MOSEFT Model
    JEIT   2007 Vol.29 (1): 223-226 [Abstract] (2580) [HTML 1 KB] [PDF 254 KB] (1373)
1516 Zhang Ying①; Janet M. Wang②; Xiao Liang①; Wu Hui-zhong①
  Stochastic Modeling for Transmission Lines and Numerical Experimental Analysis for Transient Simulation
    JEIT   2006 Vol.28 (8): 1516-1520 [Abstract] (1813) [HTML 1 KB] [PDF 129 KB] (1103)
717 Yuan Dan-shou; Rong Meng-tian
  Reconfigurable and Fast Finite Field Multiplier Architecture
    JEIT   2006 Vol.28 (4): 717-720 [Abstract] (2102) [HTML 1 KB] [PDF 507 KB] (752)
1162 Qiao Lu-feng①②; Wang Zhi-gong①; Huang Bin①; Lu Yuan-lin①　
  Implementation of PCI Bus Multi-user Data Buffer Manager
    JEIT   2005 Vol.27 (7): 1162-1166 [Abstract] (2138) [HTML 1 KB] [PDF 892 KB] (741)
254 Han Qi; Zheng Jiang; Jia Wei
  Interface-based IP module design reuse methodology
    JEIT   2003 Vol.25 (2): 254-258 [Abstract] (1635) [HTML 1 KB] [PDF 1127 KB] (1285)
96 Zhao Tianxu; Hao Yue; Zhou Shuisheng
  USING THE GENETIC ALGORITHMS TO SOLVE THE PROBLEM OF OPTIMAL SPARE ALLOCATION FOR FAULT-TOLERANT VLSI
    JEIT   2001 Vol.23 (1): 96-99 [Abstract] (1638) [HTML 1 KB] [PDF 851 KB] (612)
791 Xu Qinwei; Li Zhengfan; Mao Jifeng; Wang Juan
  STABLE RECURSIVE ALGORITHM FOR THE TRANSIENT SIMULATION OF LOSSY INTERCONNECTS
    JEIT   1999 Vol.21 (6): 791-796 [Abstract] (1596) [HTML 1 KB] [PDF 985 KB] (586)
510 Zheng Ji; Mao Junfa; Li Zhengfan
  FULL WAVE ANALYSIS OF SIMULTANEOUS SWITCHING NOISE IN HIGH SPEED MCM BY THE METHOD OF CHARACTERISTICS
    JEIT   1997 Vol.19 (4): 510-515 [Abstract] (1737) [HTML 1 KB] [PDF 1231 KB] (482)
72 Mao Junfa; Li Zhengfan
  TRANSIENT SENSITIVITY ANALYSIS OF TRANSMISSION LINES IN HIGH-SPEED VLSI CIRCUITS
    JEIT   1997 Vol.19 (1): 72-76 [Abstract] (1855) [HTML 1 KB] [PDF 922 KB] (562)
First page | Prev page | Next page | Last pagePage 1 of 1, 29 records
     京ICP备05002787号

© 2010 JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY
Institute of Electronics, Chinese Academy of Sciences, P.O.Box 2702, Beijing 100190
Tel: +86-10-58887066　Fax: +86-10- 58887539,Email: jeit@mail.ie.ac.cn

Supported by:Beijing Magtech