电子与信息学报
   
  
   Home  |  About Journal  |  Ethics Statement  |  Editorial Board  |  Instruction  |  Subscriptions  |  Contacts Us  |  Message  |  Chinese
电子与信息学报
OFFICE ONLINE
　·Author Center
　·Peer Review
　·Editor Work
　·Office Work
　·Editor-in-chief
 
JOURNAL
　·Forthcoming Articles
　·Current Issue
　·Next Issue
　·Archive
　·Advanced Search
　·Archive By Volume
　·Archive By Subject
　·Email Alert
　·
 
Hot Paper
　·Top Cited
　·TOP Read Articles
　·TOP Download Articles
 
Other articles related with "TN402":
1733 Xia Yin-Shui, Chu Zhu-Fei, Wang Lun-Yao, Hung William N N, Song Xiao-yu
  Logic Equivalent Transformation for Nano-meter CMOS Hybrid Circuits
    JEIT   2011 Vol.33 (7): 1733-1737 [Abstract] (2346) [HTML 1 KB] [PDF 314 KB] (820)
1481 Qiu Xiao-Qiang, Yang Hai-Gang, Zhou Fa-Biao, Xie Yuan-Lu
  Analysis of Delay-power Model of Long Chain and Optimization Based on Hybrid Evolution Particle Swarm Algorithm
    JEIT   2011 Vol.33 (6): 1481-1486 [Abstract] (1979) [HTML 1 KB] [PDF 425 KB] (1079)
938 Peng Yao, Zhou Duan, Yang Yin-Tang, Zhu Zhang-Ming
  A Novel High-speed Delay-independent Asynchronous to Synchronous Communication Interface
    JEIT   2011 Vol.33 (4): 938-944 [Abstract] (2326) [HTML 1 KB] [PDF 399 KB] (1089)
945 Liu Yi, Zhong Guang-De, Yang Yin-Tang
  A Low Power Adaptive Spatio-temporal Bus Coding for Crosstalk Avoidance
    JEIT   2011 Vol.33 (4): 945-950 [Abstract] (2017) [HTML 1 KB] [PDF 363 KB] (896)
723 Yang Jin-Lin, Yang Hai-Gang
  Conflict-free Access Mechanism and “Bit Identifying” Technique Research of Reconfigurable Memories
    JEIT   2011 Vol.33 (3): 723-728 [Abstract] (2930) [HTML 1 KB] [PDF 501 KB] (857)
2772 Chen Fei-Hua, Duo Xin-Zhong, Sun Xiao-Wei
  A CMOS Wideband Variable Gain LNA with Novel Gain Control Method
    JEIT   2010 Vol.32 (11): 2772-2775 [Abstract] (2946) [HTML 1 KB] [PDF 232 KB] (1044)
2023 Li Wei, Yang Hai-Gang, Huang Juan
  Optimal Design for FPGA Interconnect Based on Combinations of Single-driver and Multi-driver Wires
    JEIT   2010 Vol.32 (8): 2023-2027 [Abstract] (2547) [HTML 1 KB] [PDF 260 KB] (829)
1389 Qu Xiao-gang①②; Yang Hai-gang①
  Design Technique for Generating Large Delay in Area-Constraint Power-On Reset Circuit
    JEIT   2010 Vol.32 (6): 1389-1394 [Abstract] (2682) [HTML 1 KB] [PDF 466 KB] (1649)
464 Yin Shu-juan,Li Xiang-yu,Sun Yi-he
  Design of 16 bit Low-Voltage Low-Power ΣΔ Modulator with Standard Digital Technology
    JEIT   2010 Vol.32 (2): 464-469 [Abstract] (2429) [HTML 1 KB] [PDF 592 KB] (966)
2762 Cai Gang①②; Yang Hai-gang①
  A “Selective Registering” Technique for Design of an Embedded Programmable Memory
    JEIT   2009 Vol.31 (11): 2762-2766 [Abstract] (2333) [HTML 1 KB] [PDF 586 KB] (925)
1775 Ma Wei-wei; Wang You-ren; Shi Yu; Cui Jiang
  Reconfigurable Analog Circuit and Application Design Based on Operational Transconductance Amplifier
    JEIT   2009 Vol.31 (7): 1775-1778 [Abstract] (2778) [HTML 1 KB] [PDF 222 KB] (1168)
1517 Xia Yin-shui; Qiu Ke-ming
  Comparator Design Based on Quantum-Dot Cellular Automata
    JEIT   2009 Vol.31 (6): 1517-1520 [Abstract] (2634) [HTML 1 KB] [PDF 310 KB] (1178)
1521 Dong Fang-yuan①②; Yang Hai-gang①; Wei Yuan-feng①
  Scheme of Fast Self-Calibration for a FPGA Chip Clock Generator
    JEIT   2009 Vol.31 (6): 1521-1524 [Abstract] (2865) [HTML 1 KB] [PDF 251 KB] (1157)
963 Jiang Xiang-tao; Hu Zhi-gang; He Jian-biao
  Research on SPM’s Energy Model for Low Power Compilation
    JEIT   2009 Vol.31 (4): 963-967 [Abstract] (2263) [HTML 1 KB] [PDF 227 KB] (1008)
731 Guo Jie; Li Yun-song;Wu Cheng-ke; Liu Kai; Wang Ke-yan
  An Efficient DWT-EBCOT Combined VLSI Architecture with Low Memory for JPEG2000
    JEIT   2009 Vol.31 (3): 731-735 [Abstract] (2696) [HTML 1 KB] [PDF 276 KB] (950)
1959 Xu Xin-min①; Wang Qian①; Yan Xiao-lang②
  The Research of Area-Efficiency for the Routing Channel Distribution in FPGAs
    JEIT   2006 Vol.28 (10): 1959-1962 [Abstract] (1997) [HTML 1 KB] [PDF 290 KB] (1470)
1152 Zhou Gan-min①;　 Yang Sheng-guang②;　 Jiang Zhao-yu②;　 Gao Ming-lun①　
  A True Random Number Generator Based on PLL
    JEIT   2005 Vol.27 (7): 1152-1156 [Abstract] (1998) [HTML 1 KB] [PDF 498 KB] (1497)
874 Li Xiao-ming; Shen Hai-bin; Yan Xiao-lang
  Characteristic Analysis of a Chaotic Random Number Generator Using Piece-Wise-Linear Map
    JEIT   2005 Vol.27 (6): 874-878 [Abstract] (2143) [HTML 1 KB] [PDF 1197 KB] (1091)
651 Zheng Fei-jun; Yan Xiao-lang; Ge Hai-tong; Yang Jun
  Using Boolean Satisfiability for Combinational Equivalence Checking
    JEIT   2005 Vol.27 (4): 651-654 [Abstract] (1766) [HTML 1 KB] [PDF 945 KB] (1137)
First page | Prev page | Next page | Last pagePage 2 of 2, 49 records
     京ICP备05002787号

© 2010 JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY
Institute of Electronics, Chinese Academy of Sciences, P.O.Box 2702, Beijing 100190
Tel: +86-10-58887066　Fax: +86-10- 58887539,Email: jeit@mail.ie.ac.cn

Supported by:Beijing Magtech