|
|
|
| Voter Insertion Algorithm Based on Critical Path for Triple Module Redundancy |
| Tan Yi-tao①② Yang Hai-gang① Huang Juan①② Hao Ya-nan①② Cui Xiu-hai① |
①(System on Programmable Chip Research Department, Institute of Electronics, Chinese Academy of Sciences, Beijing 100190, China)
②(Graduate University of the Chinese Academy of Sciences, Beijing 100190, China) |
|
|
|
|
Abstract In the Triple Module Redundancy (TMR) design for the FPGA, the feedback loop of the register will lead to the persistent errors which would have a negative impact on the fault-tolerant capability of the triple module redundancy design, hence the voter insertion in the feedback loop is necessary. This paper presents a triple module redundancy design method to the mapped netlist for the first time, and proposes a voter insertion algorithm based on the critical path. This algorithm proposed can avoid inserting the voter in the critical path and alleviate the negative impact on timing performance during voter insertion. Compared with the similar algorithms, the proposed algorithm can reduce the critical-path delay by 3% to 10% and improve the run time averagely by 35.4% while keeping the design reliability non-decreasing with less than 1% area penalty.
|
|
Received: 13 June 2011
|
|
|
|
Corresponding Authors:
Yang Hai-gang
E-mail: ic_design_group@mail.ie.ac.cn
|
|
|
|
| [1] |
LIANG Huaguo, SUN Hongyun, SUN Jun, HUANG Zhengfeng, XU Xiumin, YI Maoxiang, OUYANG Yiming, LU Yingchun, YAN Aibin. FPGA-based Soft Error Sensitivity Analysis Method for Microprocessor[J]. JEIT, 2017, 39(1): 245-249. |
|
|
|
|
2012, Vol. 34 
