|
|
TRANSIENT CHARACTERISTIC ANALYSIS OF HIGH TEMPERATURE CMOS DIGITAL INTEGRATED CIRCUITS |
Ke Daoming①; Feng Yaolan①; Tong Qinyi①;Ke Xiaoli② |
①Microelectronics Center, Southeast University,Nanjing 210018;②The Planning Committee of Hefei City, Hefei 230061 |
|
|
Abstract This paper analyzes transient characteristics of high temperature CMOS inverter and gate circuits, and gives computational formulas of their rise time, fall time and delay time. It may be concluded that the transient characteristics of high temperature CMOS inverter and gate circuits deteriorate due to reduction of carrier mobility and threshold voltages of MOST's and increase of leakage currents of MOST's orain terminal pn junction. The calculation results can explain experimental phenomena.
|
Received: 29 June 1992
|
|
|
|
|
|
|