|
|
|
| Built-in Self-Test Scheme for Path Delay Fault of Array Multiplier |
| Yang De-cai; Chen Guang-ju; Xie Yong-le |
| College of Automation Engineering, University of Electronic Science and Technology of China, Chengdu 610054, China |
|
|
|
|
Abstract Due to high integration and high speed operation, array multiplier much likely suffers from delay fault. In this paper, a Built-In Self-Test (BIST) scheme is presented for the delay fault test of such array multiplier in which an accumulator is utilized as test pattern generator. Based on the transition propagation analysis of the basic unit of full adder, a kind of single input change BIST sequences is generated which has been designated to be more effective than multiple input change sequences when highly robust delay fault coverage is targeted in a series of previous theoretical and experimental results. The proposed scheme is well balanced between the path coverage and the number of test patterns. Simulation results demonstrate the proposed scheme can get high path coverage. Furthermore, the reuse of existing accumulator to generate test patterns can lead to low hardware overhead.
|
|
Received: 22 June 2007
|
|
|
|
|
|
|
|
|
2009, Vol. 31 
