Design of Local Clock Source of Satellite Borne Spectrometer Based on Digital Phase Locked Loop
TIAN Yuze①② WANG Yu② DAI Haishan③ FANG Hua③ LIU Wenqing②
①(School of Environmental Science and Optoelectronic Technology, University of Science and Technology of China, Hefei 230027, China) ②(Key Laboratory of Environment Optics and Technology, Anhui Institute of Optics and Fine Mechanics, Chinese Academy of Sciences, Hefei 230031, China) ③(Shanghai Satellite Engineering Research Institute, Shanghai 200240, China)
Abstract:Under the condition of working in sun-synchronous orbit, the error correction strategy is put forward due to the error caused by the communication error. According to the complementary error characteristics between satellite clock and local clock, a Digital Phase Locked Loop (DPLL) is designed, which is applied to the low frequency input signal and the large frequency multiplication factor. The local clock tracks the satellite clock pulse phase fluctuations and eliminates the accumulate error constantly. The complete design is developed with Field Programmable Gate Array (FPGA) devices and the detailed theoretical analysis and experimental results are presented. Experiments show that the design of the clock source can correct the abnormal flip or lose of second pulse and jump or lose of broadcast time package constantly. It can enter the lock state in 5 input clock cycles, and the cumulative error is less than 100 μs. It can be used as the local clock source of satellite borne equipment.
田禹泽, 王煜,代海山,方华,刘文清. 基于数字锁相环的星载光谱仪本地时钟源设计[J]. 电子与信息学报, 2017, 39(10): 2397-2403.
TIAN Yuze, WANG Yu, DAI Haishan, FANG Hua, LIU Wenqing. Design of Local Clock Source of Satellite Borne Spectrometer Based on Digital Phase Locked Loop. JEIT, 2017, 39(10): 2397-2403.
WANG Yu, LU Yihuai, ZHAO Xin, et al. Design and implementation of CCD imaging circuit for satellite-borne DOAS spectrometer[J]. Laser & Infrared, 2015, 45(6): 663-668. doi: 10.3969/j.issn.1001-5078.2015.06.013.
[2]
ESKELINEN P. Problems in estimating some timing uncertainties of commercial frequency and time standards[J]. IEEE Transactions on Instrumentation and Measurement, 1999, 48(1): 62-65. doi: 10.1109/19.755061.
ZENG Xiangjun, YIN Xianggen, LIN Gan, et al. Clock of high accuracy implemented by crystal oscillator in synchronism with GPS-CLOCK[J]. Automation of Electric Power Systems, 2003, 27(8): 49-53.
LI Zewen, SHU Lei, DENG Feng, et al. Wholly DPLL-based synchronous clock with high precision for electric power system[J]. Electric Power Automation Equipment, 2015, 35(7): 32-36. doi: 10.16081/j.issn1006-6047.2015.07.006.
LÜ Guangqiang, JI Haiping, LI Jia, et al. A single-phase software phase-locked loop based on double moving average filter[J]. Automation of Electric Power Systems, 2015, 39(13): 151-157. doi: 10.7500/AEPS20140512011.
[6]
CHEN K, LIU S B, and AN Q. A high precision time-to- digital converter based on multi-phase clock implemented within field-programmable-gate-array[J]. Nuclear Science and Techniques, 2010, 21(4): 123-128. doi: 10.13538/j.1001- 8042/nst.21.123-128.
[7]
NAOTO K, MASAHIRO S, TOHRU M, et al. Monitoring of interarea oscillation mode by synchronized phasor measurement[J]. IEEE Transactions on Power Systems, 2006, 21(1): 260-268. doi: 10.1109/TPWRS.2005.861960.
CHEN Xin and WU Ning. Optimal design of digital phase- locked loop[J]. Journal of Nanjing University of Aeronautics and Astronautics, 2012, 44(1): 87-92. doi: 10.16356/j.1005- 2615.2012.01.011.
[9]
STASZEWSKI R B and BALSARA P T. Phase-domain all-digital phase-locked loop[J]. IEEE Transactions on Circuits and Systems-II: Express Briefs, 2005, 52(3): 159-163. doi: 10.1109/TCSII.2004.842067.
LIU Yajing and FAN Yu. Design and analysis of all-digital full-hardware phase-locked loop[J]. Transactions of China Electrotechnical Society, 2015, 30(2): 172-179.
SHUAI Tao, LIU Huijie, LIANG Xuwen, et al. The design of DPLL for low SNR signals with large frequency offset[J]. Journal of Electronics & Information Technology, 2005, 27(8): 1208-1212.
PENG Yonglong, ZHU Jinbo, and LI Yabin. Implementation of variable PI parameter control digital phase-locked loop based on FPGA[J]. Chinese Journal of Power Sources, 2016, 40(4): 906-909.
XIAO Shuai, SUN Jianbo, GENG Hua, et al. FPGA based ratio changeable all digital phase-locked-loop[J]. Transactions of China Electrotechnical Society, 2012, 27(4): 153-158.
PANG Hao, ZU Yunxiao, and WANG Zanji. A new design of all digital phase-locked loop[J]. Proceedings of The Chinese Society for Electrical Engineering, 2003, 23(2): 41-45. doi: 10.13334/j.0258-8013.pcsee.2003.02.008.
ZHANG Zhiwen, ZENG Zhibing, LUO Fulong, et al. Synchronous frequency multiplication technology based on total digital phase-locked loop[J]. Electric Power Automation Equipment, 2010, 30(2): 123-126.
XU Shoushi, TAN Yong, and GUO Wu. Signals and Systems: Theory, Methods and Applications[M]. 2nd ed. Heifei: University of Science and Technology of China Press, 2010: 390-397.