椭圆曲线密码处理器的高效并行处理架构研究与设计

doi:10.11999/JEIT161380

摘要
图/表
参考文献(18)
相关文章 (7)

全文: PDF (1273 KB)
输出: BibTeX | EndNote (RIS)

摘要

为了解决当前椭圆曲线密码处理器普遍存在灵活性低、资源占用大的问题，该文采用统计建模的方式，以面积-时间(AT)综合性能指标为指导，提出了一种面向椭圆曲线密码并行处理架构的量化评估方式，并确定3路异构并行处理架构可使处理器综合性能达到最优。其次，该文提出一个分离分级式存储结构和一个运算资源高度复用的模运算单元，可增强存储器的访问效率和运算资源的利用率。在90 nm CMOS工艺下综合，该文处理器的面积为1.62mm²，完成一次GF(2⁵⁷¹)和GF(p₅₂₁)上的点乘运算分别需要2.26 ms/612.4 μJ和2.63 ms/665.4 μJ。与同类设计相比，该文处理器不仅具有较高的灵活性、可伸缩性，而且其芯片面积和运算速度达到了很好的折中。

	服务

	把本文推荐给朋友
	加入我的书架
	加入引用管理器
	E-mail Alert
	RSS
	作者相关文章
	戴紫彬
	易肃汶
	李伟
	南龙梅

关键词 ：椭圆曲线密码, 并行处理架构, 量化评估, 分离分级式存储结构, 资源复用

Abstract：To overcome the common problem of low flexibility and much resource in Elliptic Curve Cryptographic (ECC) processor, a quantitative evaluation on Area-Time product (AT) for parallel processing architecture of ECC processor is proposed by statistics and modeling, and a conclusion that 3-way processing architecture is optimal can be drawn. Besides, a separated and hierarchical storage structure is exploited to strengthen the efficiency of data interaction. At the same time, a modular arithmetic unit is designed with a high level of resource reuse. Using 90 nm CMOS technology, the proposed processor occupied 1.62mm² can perform the scalar multiplication in 2.26 ms/612.4 μJ over GF(2⁵⁷¹) and 2.63 ms/665.4 μJ over GF(p₅₂₁), respectively. Compared to other works, this processor is advantageous not only in flexibility and scalability but also in making a good compromise between the hardware and the speed.

Key words： Elliptic Curve Cryptography (ECC) Parallel processing architecture Quantitative evaluation Separated and hierarchical storage structure Resource reuse

收稿日期: 2016-12-21 出版日期: 2017-05-26

PACS:	TP309.7
	TN402

基金资助:

国家自然科学基金(61404175)

通讯作者: 李伟：男，1983年生，副教授，研究方向为大规模集成电路设计、专用集成电路设计、可重构计算. E-mail: liwei12@fudan.edu.cn

作者简介: 戴紫彬：男，1966年生，博士生导师，研究方向为可重构密码芯片设计、信息安全微系统设计、芯片安全防护. 易肃汶：男，1992年生，硕士生，研究方向为专用集成电路设计、SOC与可重构设计、并行计算. 李伟：男，1983年生，副教授，研究方向为大规模集成电路设计、专用集成电路设计、可重构计算. 南龙梅：女，1981年生，博士生，研究方向为大规模集成电路设计、专用集成电路设计.

引用本文:

戴紫彬,易肃汶,李伟,南龙梅. 椭圆曲线密码处理器的高效并行处理架构研究与设计[J]. 电子与信息学报, 2017, 39(10): 2487-2494. DAI Zibin, YI Suwen, LI Wei, NAN Longmei. Research and Design of Efficient Parallel Processing Architecture for Elliptic Curve Cryptographic Processor. JEIT, 2017, 39(10): 2487-2494.

链接本文:

http://jeit.ie.ac.cn/CN/10.11999/JEIT161380 或 http://jeit.ie.ac.cn/CN/Y2017/V39/I10/2487

[1]	EBRAHIM A and ARASH R. New regular radix-8 scheme for elliptic curve scalar multiplication without pre-computation [J]. IEEE Transactions on Computaters, 2008, 64(2): 438-451. doi: 10.1109/TC.2013.213.
[2]	KHAN A and BENAISSA M. High-speed and low-latency ECC processor implementation over on FPGA[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017, 25(1): 165-176. doi: 10.1109/TVLSI.2016. 2574620.
[3]	YANG Xiaohui, DAI Zibin, ZHANG Jun, et al. ASIP for elliptic curve cryptography based on VLIW architecture[J]. China Communications, 2010, 7(4): 161-165.
[4]	LIAO Kai, CUI Xiaoxin, LIAO Nan, et al. High-performance noninvasive side-channel attack resistant ECC coprocessor for [J]. IEEE Transactions on Industrial Electronics, 2017, 64(1): 727-738. doi: 10.1109/TIE.2016.2610402.
[5]	LAI J and HUANG C. Energy-adaptive dual-field processor for high-performance elliptic curve cryptographic application [J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2011, 19(8): 1512-1517. doi: 10.1109/TVLSI.2010. 2048134.
[6]	AZARDERAKHSH R and REYHANI A. High-performance implementation of point multiplication on koblitz curves[J]. IEEE Transactions on Circuits and Systems-II: Express Briefs, 2013, 60(1): 41-45. doi: 10.1109/TCSII.2012.2234916.
[7]	LIU Zhe, SEO H, GROBSCHADL J, et al. Efficient implementation of NIST-Compliant elliptic curve cryptography for 8-bit AVR-Based sensor nodes[J]. IEEE Transaction on Information Forensics and Security, 2016, 11(7): 1385-1397. doi: 10.1007/978-3-319-02726-5_22.
[8]	AZARDERAKHSH R, JARVINEN K U, MOZAFFARI- KERMANI M, et al. Efficient algorithm and architecture for elliptic curve cryptography for extremely constrained secure applications[J]. IEEE Transactions on Circuits and Systems-I: Regular Papers, 2014, 61(4): 1144-1155. doi: 10.1109/TCSI. 2013.2283691.
[9]	杨晓辉, 戴紫彬, 李淼, 等. 面向椭圆曲线密码的处理器并行体系结构研究与设计[J]. 通信学报, 2011, 32(5): 70-77. doi: 10.3969/j.issn.1000-436X.2011.05.010.
	YANG Xiaohui, DAI Zibin, LI Miao, et al. Research and design of parallel architecture processor for elliptic curve cryptography[J]. Journal on Communications, 2011, 32(5): 70-77. doi: 10.3969/j.issn.1000-436X.2011.05.010.
[10]	AZARDERAKHSH R and REYHANI-MASOLEH A. Parallel and high-speed computations of elliptic curve cryptography using hybrid-double multipliers[J]. IEEE Transactions on Parallel and Distributed Systems, 2015, 26(6): 1668-1677. doi: 10.1109/TPDS.2014.2323062.
[11]	MARZOUQI H, MAHMOUD A, SALAH K, et al. A high- speed FPGA implementation of an RSD-Based ECC processor[J]. IEEE Transactions on Very Large Scale Integration (VLSI) System, 2016, 24(1): 151-164. doi: 10. 1109/TVLSI.2015.2391274.
[12]	冯晓, 戴紫彬, 李伟, 等. 基于 Amdahl 定律的多核密码处理器性能模型研究[J]. 电子与信息学报, 2016, 38(4): 827-833. doi: 10.11999/JEIT150474.
	FENG Xiao, DAI Zibin, LI Wei, et al. Performance model of multicore crypto processor based on amdahl’s law[J]. Journal of Electronics & Information Technology, 2016, 38(4): 827-833. doi: 10.11999/JEIT150474.
[13]	WONG C and CHANG H. High-efficiency processing schedule for parallel turbo decoders using QPP interleaver[J]. IEEE Transactions on Circuits and System, 2011, 58(6): 1412-1420. doi: 10.1109/TCSI.2010.2097690.
[14]	KALISKI B. The Montgomery inverse and its applications[J]. IEEE Transactions on Computers, 1995, 44(8): 1064-1065. doi: 10.1109/12.403725.
[15]	LIU Bin and BAAS B M. Parallel AES encryption engines for many-core processor arrays[J]. IEEE Transactions on Computers, 2013, 62(3): 536-547. doi: 10.1109/TC.2011.251.
[16]	FURBASS F and WOLKERSTORFER J. ECC processor with low die size for RFID applications[C]. IEEE International Symposium on Circuits and Systems, New Orleans, 2007: 1835-1838. doi: 10.1109/ISCAS.2007.378271.
[17]	HONG Jinhua and WU Weichung. The design of high performance elliptic curve cryptographic[C]. IEEE International Symposium on Circuits and Systems, Cancun, 2009: 527-530. doi: 10.1109/MWSCAS.2009.5236038.
[18]	LEE J, CHUNG S, CHANG H, et al. A 3.40 ms/ and 2.77 ms/ DF-ECC processor with side-channel attack resistance[C]. 2013 IEEE International Solid-State Circuits Conference, California, 2013: 50-52. doi: 10.1109/ ISSCC.2013.6487632.