An efficient design of truly random seed generator based on SRAM Physical Unclonable Functions (PUFs) is proposed in this paper. Only the noisy cells of high min-entropy are selected to generate full entropy seeds in this design. Therefore, it can reduce the amount of data to be processed significantly and improve the efficiency of seed generation. The oscillating characteristics of the noisy cells inside SRAM are measured, and screening strategies for filtering out the selected noisy cells inside the SRAM are put forward. Finally, based on the strategies, a truly random seed generator is designed, which can generate full entropy seeds. The length of seeds generated by this design is from 128 bit to 256 bit. The number of the selected cells which are used to generate seeds is from 0.5% to 4% of all SRAM cells. Compared to the current design, it is shown that the proposed design in this paper is efficient and widely applicable.
李冰,涂云晶,陈帅,吉建华. 基于SRAM物理不可克隆函数的高效真随机种子发生器设计[J]. 电子与信息学报, 2017, 39(6): 1458-1463.
LI Bing, TU Yunjing, CHEN Shuai, JI Jianhua. Efficient Design of Truly Random Seed Generator Based on SRAM Physical Unclonable Functions. JEIT, 2017, 39(6): 1458-1463.
PAPPU R, RECHT B, TAYLOR J, et al. Physical one-way functions[J]. Science, 2002, 297(5589): 2026-2030. doi: 10.1126/science.1074376.
[2]
BARBARESCHI M, BATTISTA E, MAZZEO A, et al. Testing 90 nm microcontroller SRAM PUF quality[C]. IEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era, Naples, Italy, 2015: 1-6.
[3]
HOLCOMB D E, BURLESON W P, and FU K. Power-Up SRAM state as an identifying fingerprint and source of true random numbers[J]. IEEE Transactions on Computers, 2008, 58(9): 1198-1210. doi: 10.1109/TC.2008.212.
[4]
XIAO K, RAHMAN M T, FORTE D, et al. Bit selection algorithm suitable for high-volume production of SRAM-PUF[C]. IEEE International Symposium on Hardware-Oriented Security and Trust, Arlington, Virginia, USA, 2014: 101-106.
[5]
LEEST V V D, SLUIS E V D, SCHRIJEN G J, et al. Efficient implementation of true random number generator based on SRAM PUFs[J]. Lecture Notes in Computer Science, 2012, 6805: 300-318. doi: 10.1007/978-3-642-28368-0_20.
[6]
ZHANG J, LIN Y, LYU Y, et al. A PUF-FSM binding scheme for FPGA IP protection and pay-per-device licensing[J]. IEEE Transactions on Information Forensics & Security, 2015, 10(6): 1137-1150. doi: 10.1109/TIFS.2015.2400413.
[7]
DELVAUX J, GU D, SCHELLEKENS D, et al. Helper data algorithms for PUF-based key generation: Overview and analysis[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2015, 34(6): 889-902. doi: 10.1109/TCAD.2014.2370531.
[8]
KIM H and HONG S. AES Sbox GF(24) inversion functions based PUFs[C]. IEEE International SoC Design Conference (ISOCC), Jeju, South Korea, 2014: 15-16.
[9]
VARCHOLA M, DRUTAROVSKY, M, and FISCHER V. New universal element with integrated PUF and TRNG capability[C]. International Conference on Reconfigurable Computing and FPGAs, Cancun, Mexico. 2013: 1-6.
[10]
HUSSAIN S U, MAJZOOBI M, and KOUSHANFAR F. A built-in-self-test scheme for online evaluation of physical unclonable functions and true random number generators[J]. IEEE Transactions on Multi-Scale Computing Systems, 2016, 2(1): 2-16. doi: 10.1109/TMSCS.2016.2519902.
[11]
LI D, LU Z, ZOU X, et al. PUFKEY: A high-security and high-throughput hardware true random number generator for sensor networks[J]. Sensors, 2015, 15(10): 26251-26266. doi: 10.3390/s151026251.
[12]
HERREWEGE V A, VINCENT V D L, SCHALLER A, et al. Secure PRNG seeding on commercial off-the-shelf microcontrollers[C]. International Workshop on Trustworthy Embedded Devices, Berlin, Germany, 2013: 55-64.
[13]
CORTEZ M, DARGAR A, HAMDIOUI S, et al. Modeling SRAM start-up behavior for physical unclonable functions[C]. IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, Austin, TX, USA, 2012: 815-828.
[14]
BARKER E and KELSEY J. Recommendation for random number generation using deterministic random bit generators[R]. NIST Special Publication, 2012: 800-890.
[15]
GUAJARDO J, KUMAR S S, SCHRIJEN G J, et al. FPGA intrinsic PUFs and their use for IP protection[C] Cryptographic Hardware and Embedded Systems, CHES 2007, International Workshop, Vienna, Austria, 2007: 63-80.
